Selective Deposition of Low Temperature AlN Ohmic Contacts for GaN Devices

K. Bothe¹, A. Ma¹, K. Voon¹, A. Afshar², P. Motamedi², K. Cadien² and D. Barlage¹

¹Department of Electrical and Computer Engineering, University of Alberta, Edmonton, Canada
²Department of Chemical and Material Engineering, University of Alberta, Edmonton, Canada

kbothe@ualberta.ca and barlage@ualberta.ca

Keywords: ALD, Low Temperature, MOS, Ohmic Contacts, TLM

Abstract

We have developed a low temperature (250°C) plasma-enhanced atomic layer deposition process for AlN on GaN. Due to the polarization effect of the AlN/GaN interface, this growth technique has produced a large 2DEG channel (1.8x10¹³ cm⁻²) and low sheet resistance (~180 Ω/□). Utilizing the AlN/GaN 2DEG and ultra-thin AlN film (3 nm) we produced low ohmic contacts (~1x10⁻⁴ Ω cm²). By simply adjusting the work function of the metal contacts we were able to modify the contact resistance of the devices. In addition, we examined the substrate leakage of low temperature PEALD fabricated GaN HFETs on various doped GaN templates.

INTRODUCTION

Currently, ohmic contacts for GaN based devices have been extensively research [1]. However, the complex metal stacks and high temperature annealing ranges (800°C-1200°C) increase the difficulty and cost of the overall device. The use of AlN films have been shown to a produce 2-dimension electron gas (2DEG) interface with large confined carrier concentration [2]. By creating an ultra-thin AlN film, the probability of tunneling through the barrier becomes significant. However, through conventional methods these films are difficult to selectively grow [3]. Through the use of low temperature plasma-enhance atomic layer deposition (PEALD), we were able to accurately control the growth and location of ultra-thin AlN films on GaN. In this manuscript we present the electrical characteristics of low temperature PEALD AlN films on GaN for ohmic contacts and MOS applications.

FABRICATION PROCESS

To characterize the contact and sheet resistance of the AlN and ZrO₂ films, devices were fabricated on GaN/Sapphire templates provided from Kyma Technologies Inc. First, the AlN film (~3nm) was deposited using low temperature plasma enhanced atomic layer deposition (PEALD) reactor (Kurt J. Lesker). During the growth of the films, the substrates were maintained at a constant temperature of 250°C. The alternating precursor gases and corresponding dose/purge times were nitrogen plasma (10/7s) and trimethyl-aluminum (0.02/7s).This film growth was optimized through X-ray diffraction analysis (XRD) and x-ray photon spectrometry (XPS) [4]. Prior to the deposition of AlN, photoresist was patterned and used as lift-off process. The low temperature process ensured that the photoresist was not drastically affected during the growth.

Following the lift-off of the AlN, the high-κ dielectric (ZrO₂) was deposited using the same PEALD process and lift-off technique. The temperature and pressure of the chamber was 100°C and 1.07 Torr, respectively. The alternating precursor gases and corresponding dose/purge times were oxygen plasma (2/2s) and tetrakis-(dimethylamido)-zirconium (0.04/5s) [5]. The ZrO₂ films were grown for 40 cycles to produce a film thickness of ~6.9 nm [6]. Metal contacts were deposited by RF-magnetron sputtering and patterned into metal oxide semiconductor capacitors (MOSCAPs) and transfer length method (TLM) test structures, as shown in Figure 1. The metals examined in this study were Cr/Au (20/80nm) and Al/Au (20/80nm) stacks.

EXPERIMENTAL RESULTS

To determine the sheet resistance and contact resistance of the film, TLM structures were used by varying the gap between the contacts [7]. This technique allowed for the extraction of both parameters for 25 TLM structures per wafer, shown in Table I. As expected the sheet resistance was independent of the contact metal deposited on top of the AlN. However, the contact resistance was dependent on the metals because the tunneling probability was based on the work function of the contacts. Gateless MOSFETs, MOS-TLMs, (Figure 1) were fabricated to examine the...
sheet resistance and interaction between of the AlN and ZrO2 films with GaN substrate. The dimensions of the AlN and ZrO2 regions, described in (1) were varied to extract the sheet and contact resistance. The total resistance was describe by the contact resistance \( (R_c) \), sheet resistance \( (R_{AlN} \text{ and } R_{ZrO2}) \) and the drain recess \((X_{ox}={0, \frac{1}{2}, 1})\) of the AlN.

\[
R_{tot} = 2R_c + R_{AlN}^{S} \frac{L_{sl}}{W} + R_{ZrO2}^{G} \frac{L_{gd}}{W} + R_{ZrO2}^{D} \frac{X_{ox} L_{gd}}{W} + R_{AlN}^{D} \frac{(1-X_{ox}) L_{gd}}{W}
\]

The different dimensions of the gate-drain region allowed us to extrapolate the slope and determine the sheet resistance between the AlN/GaN interface and the ZrO2/GaN interface. The intercept of (1) was used to extract the contact resistance, which was only dependent on contact metal used on the surface of the AlN. As expected and observed with the TLM structures, the Al/Au stack produced a lower contact resistance than the Cr/Au. This was due to the alignment of the Fermi level with the work function of the metals. The larger work function contact metal, Al, allowed for higher tunneling probabilities through the AlN films which in-turn produced a lower contact resistance of >20%.

**TABLE I**

<table>
<thead>
<tr>
<th>Contact Metal</th>
<th>AlN Sheet Resistance ( (\Omega/\square) )</th>
<th>Contact Resistance ( (\Omega \text{ cm}^2) )</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cr/Au</td>
<td>389 +/- 48</td>
<td>3.8x10^4 +/- 0.5x10^4</td>
</tr>
<tr>
<td>Al/Au</td>
<td>346 +/- 62</td>
<td>3.1x10^4 +/- 0.3x10^4</td>
</tr>
</tbody>
</table>

**TABLE II**

<table>
<thead>
<tr>
<th>MOS-TLM Results</th>
<th>L( <em>{AlN} = L</em>{gd} )</th>
<th>L( <em>{AlN} = \frac{1}{2} L</em>{gd} )</th>
<th>L( _{AlN} = 0 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>Contact Metal</td>
<td>AlN ( \Omega/\square )</td>
<td>ZrO2 ( \Omega/\square )</td>
<td>AlN ( \Omega/\square )</td>
</tr>
<tr>
<td>Cr/Au</td>
<td>167 1.69x10^4</td>
<td>208 631 1.31x10^4</td>
<td>673 1.42x10^4</td>
</tr>
<tr>
<td>Al/Au</td>
<td>184 1.18x10^4</td>
<td>158 636 1.04x10^4</td>
<td>688 1.21x10^4</td>
</tr>
</tbody>
</table>

Following the extraction of the contact resistance and sheet resistance, the 2DEG polarization created from the AlN was determined from TLM capacitance-voltage (C-V) measurements, shown in Figure 2. By pinching off the 2DEG channel we were able to determine the total charge density \( (0.8x10^{13}\text{cm}^{-2}) \) caused from the AlN film. Similarly, the MOSCAPs C-V measurement, shown in Figure 2, was used to extract the 2DEG polarization charge density \( (1.8x10^{13}\text{cm}^{-2}) \), again independent of metal contacts. Using the extracted sheet resistance and 2DEG concentration, we were able to confirm that the films peak electron mobility was in the range of 700-800 cm^2/Vs. Furthermore, the MOS-TLMs were used to confirm that the sheet resistances of the non-polarized 2DEG ZrO2/GaN regions were consistent with the expected sheet resistance for the GaN substrate \( (< 1000 \Omega/\square) \).

The polarization and contact resistance of the films was found to be dependent on the dimension of the AlN growth region, shown in Figure 3. The total polarization charge was found to improve as the growth area was reduced from full wafer deposition to much smaller selective regions.
In addition, the AlN drain recess produced lower contact resistances, Figure 4, as the AlN was shortened. We believe the growth quality was related to the kinetic energy along the surface of the regions. The reduced velocity within the smaller regions produced higher quality films than the deposition along the larger regions.

Following the evaluation of the contacts, GaN MOS-HFET devices (Figure 5) were fabricated with the deposition techniques discussed earlier. The HFETs were fabricated on various GaN templates without isolation or film deposition above 250°C. The substrate leakage ($V_{GS} = 0V$) was examined with respect to drain voltage for three different substrate doping levels. The measured leakage current, shown in Figure 6, was obtained from devices with a gate length of $L_G=10\mu m$ and a device width of 25$\mu m$. By reducing the background doping we achieved a lower leakage current and a improved off-state.

**CONCLUSION**

Through a low temperature selective PEALD deposition technique, we have demonstrated a large 2DEG and low ohmic contact for GaN based devices. Furthermore, we examined the fabrication of a low temperature GaN HFET through PEALD films. Without etching the GaN for isolation, we were able to reduce the leakage current by using high quality GaN templates. This modest technique provides insight into the potential future of fabrication processes for GaN based devices.

**REFERENCES**


**ACRONYMS**

2DEG: 2-Dimension Electron Gas  
HFET: Heterojunction Field Effect Transistor  
MOSCAP: Metal Oxide Semiconductor Capacitor  
MOS-HFET: Metal Oxide Semiconductor Heterojunction Field Effect Transistor  
MOS-TLM: Metal Oxide Semiconductor Transfer Length Method  
PEALD: Plasma-Enhance Atomic Layer Deposition  
TLM: Transfer Length Method  
XPS: X-ray Photon Spectroscopy  
XRD: X-ray Diffraction