Improved GaAs HBT Device Linearity with Flattened Cutoff Frequency Curve

Cristian Cismaru and Mike Sun
Skyworks Solutions, Inc., 2427 Hillcrest Drive, Newbury Park, CA 91320
cristian.cismaru@skyworksinc.com, 805.480.4663

Keywords: HBT, GaAs, InGaP, device linearity, cutoff frequency.

InGaP/GaAs heterojunction bipolar transistors (HBT) are widely used for wireless applications since they offer excellent features such as high power density and high efficiency. In addition, for many analog applications, the device linearity is paramount. This feature is best described by the intermodulation distortion, which is a key circuit parameter for these RF applications.

The intermodulation distortion (IM) and hence device linearity is well known to be caused by two major components from the HBT structure: (1) the transconductance ($g_m$) and (2) the base-collector capacitance ($C_{bc}$).[1, 2] In this paper we will focus on a less investigated concept, that of the influence of the cutoff frequency ($F_t$) curve versus device current density flatness and its influence on device linearity.

Most of the device linearity studies have been focused on the variation of $C_{bc}$ depending on the bias conditions,[3] the input signal, and the collector epitaxial structure.[4] The $C_{bc}$ variation is less significant if both the doping and thickness of the collector are low so that the collector is fully depleted at low voltage. However, the resulting device breakdown voltage is low and not suited for current PA applications which require voltages up to 20V. As a consequence, alternate collector doping profiles were employed to maximize the breakdown voltage while maintaining the collector thickness and power capabilities of the device. Such profiles used either (1) doping spikes,[5] a thin higher doping layer placed somewhere within the uniformly doped collector, (2) step-graded collectors, and (3) collector doping ramps.[6, 7] While the first method may generate more uniform $C_{bc}$ profiles, all these methods enhance the device $F_t$ at higher current densities, effectively delaying the onset of the Kirk effect. The delay of the Kirk effect has beneficial effects on the device linearity.

Fundamental device linearity studies have shown theoretically that the $F_t$ curve vs. device collector current density ($J_c$) has an important role in minimizing the intermodulation distortion.[8, 9] The optimum distortion performance of the device is achieved when the $F_t$ vs $J_c$ curve is as flat as possible, i.e. the $F_t$ vs $J_c$ slope is as close to zero as possible. However, so far no experimental work has reported enhanced device linearity with a flat $F_t$ vs. $J_c$ curve through collector doping profile engineering.

In this work we employed all these collector doping profile engineering methods, i.e. doping spikes, step grading, and doping ramps to realize an $F_t$ curve that is flat vs. device current density throughout the current density range of operation. Figure 1 and Figure 2 show a less abrupt $C_{bc}$ device profile, especially at higher current density, close to the peak $F_t$. While these do not directly infer an improved intermodulation distortion, a look at the resulting $F_t$ vs. $J_c$ curve (Figure 3) shows a very flat $F_t$ profile above a current density of about 0.1 mA/um$^2$. Figure 4 also shows less $F_t$ peaking at low $V_{ce}$ and high current density. The resulting intermodulation distortion (Figure 5) is significantly less than with an epitaxial structure that has peaking $F_t$ (non-flat). The onset of the lower intermodulation distortion corresponds to the same device collector current density where the $F_t$ curve becomes flat.

In conclusion, with this work we report on a novel engineered $F_t$ curve, a more flat $F_t$ with current density, which results in improved device linearity. The new epitaxial structure is very well suited for applications where high device linearity is required.
Figure 1. Extracted $C_{bc}$ curve (arbitrary units, linear scale) versus device current density at $V_{ce}=1.5V$, 900 MHz (dashed line is the improved structure).

Figure 2. Extracted $C_{bc}$ curve (arbitrary units, logarithmic scale) versus $V_{ce}$ at $J_c=0.25$ mA/um$^2$, 900 MHz (dashed line is the improved structure).

Figure 3. $f_t$ vs $J_c$ curve at (a) $V_{ce}=0.8V$ and (b) $V_{ce}=1.5V$ (dashed line is the improved structure).

Figure 4. $f_t$ vs $V_{ce}$ curve at $J_c=0.25$ mA/um$^2$ (dashed line is the improved structure).
Figure 5. Intermodulation distortion IM3 vs device delivered input power for (a) maximum PAE tuning and (b) maximum Pout tuning.

References