A Call to Higher Quality in GaAs

Jose Suarez, Jason Fender
Freescale, RF Division, 2100 E. Elliot Rd., Tempe, AZ 85284, Ph. 480-413-8087
jose.suarez@freescale.com, jason.fender@freescale.com

Keywords: GaAs, quality, safe launch, reliability.

Abstract
This extended abstract describes the methodology that was followed and the results of an initiative to increase GaAs product quality. The methodology was divided into 4 main sections: NPI phase gate methodology, NPI product qualification, product safe launch, and product sustainability. The success of the initiative was measured over a period of 26 months by quantifying the reduction in customer quality incidents.

BACKGROUND

An increase in customer demand for higher quality has triggered Freescale to rethink its quality strategy. The quality legacy embedded in our products goes back to well-known Motorola quality initiatives such as 6-Sigma and Zero Defect. Our customers expect the highest quality from us. Recently Freescale has enhanced its quality strategy in many areas including incident reduction, flawless new product introductions, 1st pass qualification success, rapid problem resolution, and improved quality system processes. In the pursuit of total customer loyalty, Freescale has installed a global, high quality culture that results in manufacturing excellence across all areas. As Freescale continues developing and supporting GaAs products for the wireless infrastructure markets, it was necessary to adopt this new high quality transformation. The major shift in culture was the change from detection and correction proficiency to defect prevention methodologies. The process starts with the adoption of a rigorous NPI phase gate methodology, continues with a comprehensive product qualification process, the execution of product safe launch, and ends with a continuous monitoring by product engineering sustaining group. This initiative is aligned with our customers’ expectations and it has been driven from our top executives to every employee in the corporation.

We are not only focused on quality of our GaAs products at the time of purchase, but are also concerned about product reliability as our products are used in specific tiers and environments over time. Freescale product reliability rests on a strong foundation of proven validation principles. Our pre-qualification efforts include designing, modeling, testing and test vehicle investigations to drive low-risk manufacturing processes, providing a proven path to the highest quality.

NPI PHASE GATE METHODOLOGY

NPI methodology is based on a phased process where required criteria are applied before moving to a new phase. Freescale technical and business community form the council that manages entrance and exit of each phase. Figure 1 shows product path from concept to production ramp.

The goal is to minimize risks, account for possible failure modes, design for reliability and manufacturability. The challenge is to maintain the flow to meet time-to-market without attenuating the importance of moving from each phase into the next with solid results and build-in reliability.

![New Product Introduction Milestones](image)

Source: Freescale Quality Handbook
Figure 1: NPI Milestones

PRODUCT QUALIFICATION

The complexities of new product introduction not only depend on the technology or the application of the product but a complete understanding of the market where the product will compete. The market is commonly divided in tiers: commercial, industrial, and automotive. Each tier has its own set of requirements that need to be understood to ensure alignment from wafer fab to final test. One of the most important factors is the reliability requirements. As the product moves up in the tiers, the reliability expectations increase. Product functionality life time is more demanding in challenging environments. In order to appropriately assess product reliability over a range of product
applications, Freescale follows industrial tier reliability requirements as defined by the Joint Electron Device Engineering Council (JEDEC) and other industry standards. The operating conditions (power, temperature, life time) and reliability requirements (early failure rate, failures in time and wear out) are the main factors during product qualification. Figure 2 shows product operating conditions and reliability lifetime for most common product tiers.

![Product Operating Conditions and Reliability Lifetime](source: Freescale Reliability Quality Handbook)

**Figure 2: Product Operating Conditions**

Freescale moved away from screened reliability to a build in reliability approach. Starting at product concept, reliability requirements are defined and driven into the subsequent product development phases. The reliability test process starts at the early product phase (prequalification) and continues throughout each phase of the product development. At product qualification reliability is checked but the risk has been minimized by understanding the risks at infant stage and building in reliability in the requirements. A zero failure constraint applies for all conditions tested during the qualification phase.

Freescale uses industry standard accelerated stress test to assess product reliability. Table 1 shows the typical battery of test performed during new product introduction including pre-stress requirements accelerated environmental stresses, accelerated operating life simulation, package assembly integrity, electrical verification, and ESD classification.

### PRODUCT SAFE LAUNCH

Safe Launch is a verification of product and process robustness and reliability. The safe launch concept was originally introduced by the Automotive Council as an initiative to ensure product quality. Safe Launch is normally implemented in early production to minimize risk of new parts assumed to be acceptable in meeting customer requirements. It provides documented evidence of process stability baseline. The purpose of Product Manufacturing

<table>
<thead>
<tr>
<th>JESD MilStd750</th>
<th>Test Conditions</th>
<th>End Point Requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PRE-STRESS REQUIREMENTS</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A113</td>
<td>Preconditioning (PC) MSL at 280°C, +5/0°C</td>
<td>TEST DC and RF CSAM - 1008Hrs</td>
</tr>
<tr>
<td><strong>ACCELERATED ENVIRONMENTAL STRESS TESTS</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A101</td>
<td>Temperature-Humidity-Bias (THB): PC before THB if required. Bias 80% max. 85°C/85%RH for 1008hrs.</td>
<td>TEST DC and RF CSAM - 1008Hrs</td>
</tr>
<tr>
<td>A101</td>
<td>High Temperature and High Humidity (HTI): 85°C/85%RH for 1008hrs.</td>
<td>TEST DC and RF CSAM - 1008Hrs</td>
</tr>
<tr>
<td>A104</td>
<td>Temperature Cycle (TC): PC before TC if required. TC = -65°C to +150°C for 1000 cycles.</td>
<td>TEST DC and RF CSAM - 1000 cycles</td>
</tr>
<tr>
<td>A103</td>
<td>High Temp Storage Life (HTSL): Ta = 150°C for 1008hrs</td>
<td>TEST DC and RF CSAM - 1008Hrs</td>
</tr>
<tr>
<td><strong>ACCELERATED LIFETIME SIMULATION TESTS</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A108</td>
<td>High Temperature Operating Life (HTOL): Ta=150°C Dev @ max Tj for 1008hrs</td>
<td>TEST DC and RF - 1008Hrs</td>
</tr>
<tr>
<td>1036</td>
<td>Intermittent Operating Life (I0L) 5000 Cycles. Bias @ max. rating Ta=150°C Dev @ max Tj for 1008hrs</td>
<td>TEST DC and RF - 5000 cycles</td>
</tr>
<tr>
<td>1042</td>
<td>High Temperature Reverse Bias (HTRB): Ta=+150°C for 504 &amp; 1,008hrs.; Bias = 80% of max. rated BV</td>
<td>TEST DC and RF - 1008Hrs</td>
</tr>
<tr>
<td>1042</td>
<td>High Temperature Gate Bias (HTGB): Ta=+150°C for 504 &amp; 1,008hrs.; Bias = 80% of max. rated Vgs</td>
<td>TEST DC and RF - 1008Hrs</td>
</tr>
<tr>
<td><strong>PACKAGE ASSEMBLY INTEGRITY TESTS</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FSL</td>
<td>Design Rule Check</td>
<td></td>
</tr>
<tr>
<td>FSL</td>
<td>Die Attach Check (CSAM)</td>
<td></td>
</tr>
<tr>
<td>FSL</td>
<td>Thermal Resistance</td>
<td></td>
</tr>
<tr>
<td>FSL</td>
<td>Bond Pull Strength</td>
<td></td>
</tr>
<tr>
<td>B102</td>
<td>Solderability (SD):</td>
<td></td>
</tr>
<tr>
<td>B100</td>
<td>Physical Dimensions(PD): Cpk ≥ 1.67</td>
<td></td>
</tr>
<tr>
<td><strong>ESD AND ELECTRICAL VERIFICATION TESTS</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A114</td>
<td>ElectroStatic Discharge/ Human Body Model Classification (HBM): Test @ 250/500/1000/2000/3000 Volts</td>
<td>Test DC and RF</td>
</tr>
<tr>
<td>A115</td>
<td>ElectroStatic Discharge/ Machine Model Classification (MM): Test @ 50/100/200/400/500 Volts</td>
<td>Test DC and RF</td>
</tr>
<tr>
<td>C101</td>
<td>ElectroStatic Discharge/ Charged Device Model Classification (CDM): Test @ 200/500/750/1000/2000 Volts</td>
<td>Test DC and RF</td>
</tr>
<tr>
<td>Freescale Spec</td>
<td>Electrical Distribution (ED)</td>
<td>Test DC and RF - Cpk ≥ 1.67</td>
</tr>
</tbody>
</table>

Safe Launch is to minimize quality risks during new product production ramps. A core team leader is assigned the responsibility of ensuring that the appropriate elements of the safe launch plan (SLP) are implemented on qualification, risk production, as applicable, and production builds. A core team (device, package, product, and assembly engineering)
is formed to review available data from Safe Launch implementation and update Safe Launch plan as appropriate. This methodology requires a detailed plan of the best practices to include increased sample size, increased frequency, enhanced inspection methodologies, phase gates, and most importantly the exit criteria. The core team is also responsible for creating reaction plans such as material review board specifications for non-conforming material (maverick) disposition. In some cases the non-conforming material review can be quite extensive and complex in order to ensure quality and long term product reliability. Another common quality gate is to establish minimum yield requirements at each of the key steps of the fabrication, assembly, and test. Well designed triggering factors for non-conformities can detect potential defects before the product progresses too far down the manufacturing line. And finally, a direct communication with the fab, assembly, and test factories brings SLP to execution. The core team has a primary task to promote these initiatives to each party. In addition, the core team needs to continuously visit (audit) each site to ensure that the communication is direct and each party conforms to the plan and understand the importance of the execution phase. Communication is the key for a complex process such as Safe Launch. Success depends on each and every step. A single mishandling could potentially setback the entire initiative. Table 2 shows a sample safe launch plan.

PRODUCT SUSTAINING

In order to increase our GaAs product quality we built on the Freescale global quality initiative and holistically added one more layer to further reduce the risk of failure. The failure rate of semiconductors is inherently low; therefore, the GaAs quality team strongly believes in a balance between fixing the fundamental problems impacting quality during the design phase, and deploying procedures and inspections as best practices to detect low level quality incidents. Our approach starts at the front end (wafer fab) and moves step by step to the back end (assembly, final test and distribution). It is difficult for fab engineers to get exposure to the entire process of developing a new product in particular the assembly challenges. Educating fab engineers on the key assembly factors plays an important role in the success of manufacturing high quality products. GaAs products in particular carry many challenges due to the intrinsic brittleness of the compound material and the immaturity of the assembly processes. Continuous feedback from product engineering can proactively benefit new product introductions by eliminating gaps and bringing awareness to the fab. One example is the impact of dicing methodologies on the die strength and die crack avoidance.

Another is the consistency of die thickness (grind repeatability) as a major driver of bond line thickness especially for thin die (≤3mil). In a similar case, product engineers do not have exposure to the complexities of fab processes. Without exposure to the fab it is not easy to understand that changes in fab processes carry tremendous risk of introducing variances. Product engineers are more familiar with final manufacturing and final test as opposed to the complexities of fab processes. Another layer of complexity is the assembly engineer view of the fab and product combination. Freescale GaAs products are often assembled at external factories that have extensive experience dealing with Si products but limited GaAs assembly experience. GaAs, being lower volume, generates many challenges that translate into many risks. A proactive position to educate assembly engineers in the intrinsic characteristics of GaAs (a material with much lower fracture

<table>
<thead>
<tr>
<th>Process Name</th>
<th>Operation Description</th>
<th>Where</th>
<th>Potential Failure Mode</th>
<th>Evaluation Technique</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reliability Test</td>
<td>Overall Process Flow</td>
<td>ALL</td>
<td>Identify additional monitors</td>
<td></td>
</tr>
<tr>
<td>GaAs Fabrication</td>
<td>Wafer Fab</td>
<td>EP Defectivity</td>
<td>Incoming inspection data</td>
<td></td>
</tr>
<tr>
<td>GaAs Fabrication</td>
<td>Wafer Fab</td>
<td>Field life failure; parametric test yield</td>
<td>Data from EP supplier</td>
<td></td>
</tr>
<tr>
<td>GaAs Fabrication</td>
<td>Wafer Fab</td>
<td>Early wearout</td>
<td>Perform life reliability testing</td>
<td></td>
</tr>
<tr>
<td>GaAs Fabrication</td>
<td>Wafer Fab</td>
<td>Excessive Process Variation</td>
<td>SPC</td>
<td></td>
</tr>
<tr>
<td>GaAs Fabrication</td>
<td>Wafer Fab</td>
<td>Non-conforming Material</td>
<td>Core team disposition</td>
<td></td>
</tr>
<tr>
<td>GaAs Fabrication</td>
<td>Wafer Fab</td>
<td>Die thickness variation</td>
<td>SPC</td>
<td></td>
</tr>
<tr>
<td>Via Process</td>
<td>Wafer Fab</td>
<td>Delamination</td>
<td>SPC</td>
<td></td>
</tr>
<tr>
<td>Auto Vision Inspection</td>
<td>Wafer Fab</td>
<td>Defects</td>
<td>SPC</td>
<td></td>
</tr>
<tr>
<td>GaAs Fabrication</td>
<td>Wafer Fab</td>
<td>Unforeseen process change</td>
<td>Core team review</td>
<td></td>
</tr>
<tr>
<td>Package Design</td>
<td>Assembly</td>
<td>ALL</td>
<td>ORC</td>
<td></td>
</tr>
<tr>
<td>Assembly CZ</td>
<td>Assy Site</td>
<td>ALL, special focus on MSL</td>
<td>Review monitors</td>
<td></td>
</tr>
<tr>
<td>Die Bond</td>
<td>Assy Site</td>
<td>Die crack, chip, broken die</td>
<td>Review SPC monitors</td>
<td></td>
</tr>
<tr>
<td>Die Bond</td>
<td>Assy Site</td>
<td>Die crack, peripheral non-wetting, epoxy on die</td>
<td>Review SPC monitors</td>
<td></td>
</tr>
<tr>
<td>Die Bond</td>
<td>Assy Site</td>
<td>Die Attach Voids / Poor Coverage</td>
<td>Review SPC monitors</td>
<td></td>
</tr>
<tr>
<td>Wire Bond</td>
<td>Assy Site</td>
<td>Die crack, die attach voids, poor ballbond</td>
<td>Review SPC monitors</td>
<td></td>
</tr>
<tr>
<td>Wire Bond</td>
<td>Assy Site</td>
<td>Placement, De crack</td>
<td>Review SPC monitors</td>
<td></td>
</tr>
<tr>
<td>Singulation</td>
<td>Assy Site</td>
<td>Package defects</td>
<td>Review SPC monitors</td>
<td></td>
</tr>
<tr>
<td>Singulation</td>
<td>Assy Site</td>
<td>Deattach</td>
<td>Review SPC monitors</td>
<td></td>
</tr>
<tr>
<td>Final Test</td>
<td>Production Test</td>
<td>DC and/or RF failures (marginality)</td>
<td>Review distributions</td>
<td></td>
</tr>
<tr>
<td>Failure Analysis of FT</td>
<td>Production Test</td>
<td>AII Failures</td>
<td>Failure analysis</td>
<td></td>
</tr>
<tr>
<td>100% QC Gate</td>
<td>Production Test</td>
<td>Test Process Escape</td>
<td>Review records</td>
<td></td>
</tr>
<tr>
<td>Reliability Assessment</td>
<td>QA Lab</td>
<td>CSAM Electrical Test, Die Attach, Wirebond Analysis, MSL</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Monitoring Plan</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Review of Safe Launch Results</td>
<td>Overall Process Flow</td>
<td>Systemic Issues</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Review of OOI for Systemic Issues</td>
<td>Overall Process Flow</td>
<td>Systemic Issues</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 2: Safe Launch Plan

CS MANTECH Conference, April 23rd - 26th, 2012, Boston, Massachusetts, USA
strength than Si and poor heat transfer requiring very thin die) can avoid long term reliability issues due to unnecessary induced stresses during assembly. Our approach is to make the product engineer the liaison for fab and assembly; it is a great advantage when the product engineer is the binding element of the entire manufacturing process.

One of the areas where we concentrate efforts to reduce quality risk is during assembly. The nature of the compound material requires special handling and awareness. We deployed enhanced assembly control plans as a form of best practices targeting specific areas where unwanted stresses are introduced. For example die bond coverage is an important parameter and we need to ensure that the bonding material does not leave voids evolving as stresses concentrators. Package trimming can be another area where GaAs die can be stressed if the process is not adequately controlled and monitored accordingly. Table 3 shows an example of best assembly practices deployed at sub-cons. Each group of inspections is tailored depending on the site capabilities, resources, and tool sets.

RESULTS AND CONCLUSION

Freescale GaAs quality team has been able to deploy these initiatives from wafer foundry to multiple external assemblies and test sites. The success has been significant as seen on an exponential decline of customer quality incidents of GaAs products as shown on Figure 3. The key factors have been built in reliability, clear expectations in the product qualification process with a zero failure criteria, the execution of the safe launch program, and the communication stream amongst all parties. Freescale GaAs team has launched multiple products to the satisfaction of the customers, always ensuring the highest quality and proven reliability.

ACKNOWLEDGEMENTS

The authors would like to thank the Freescale engineering teams from the following organizations: RF Division, Quality, External Manufacturing, Package Solution Division, and Global Assembly Division.

REFERENCES


ACRONYMS

CZ: Characterization
NPI: New Product Introduction
SLP: Safe Launch Program
CSAM: C-Mode Scanning Acoustic Microscopy
THB: Temperature humidity bias
HTOL: High temperature operating life
TC: Temperature cycles
ESD: Electrostatic discharge
HBM: Human body model
MM: Machine model
CDM: Charge distribution model
HTRB: High temperature reverse bias
HTGB: High temperature gate bias
HST: High temperature high humidity
IOL: Intermitting operation life
MSL: Moisture sensitivity level
MRB: Material Revision Board
MTY: Minimum Test Yield

Table 3: Best Assembly Practices

<table>
<thead>
<tr>
<th>Assembly Site</th>
<th>SITE A</th>
<th>SITE B</th>
<th>SITE C</th>
<th>LEGEND</th>
</tr>
</thead>
<tbody>
<tr>
<td>Wafer Level/Unit Probe inspection</td>
<td>100% Test</td>
<td>100% Test</td>
<td>100% Test</td>
<td>Full Practical</td>
</tr>
<tr>
<td>All Final outgoing inspection</td>
<td>AUTO VISUAL 100%</td>
<td>AUTO VISUAL 100%</td>
<td>AUTO VISUAL 100%</td>
<td>Best Practice</td>
</tr>
<tr>
<td>Incoming Wafer inspection</td>
<td>Visual 100X</td>
<td>Visual 100X</td>
<td>Visual 100X</td>
<td>Special</td>
</tr>
<tr>
<td>Die Bond Inspection</td>
<td>Visual, 100-200X for 80% perimeter (90% coverage)</td>
<td>Visual 50-200X for 80% perimeter (90% coverage)</td>
<td>XRAY (90% coverage) and visual for 80% perimeter</td>
<td></td>
</tr>
<tr>
<td>Wire Bond Inspection</td>
<td>Die inspection for cracks, sample wire pull &amp; ball shear</td>
<td>Die inspection for cracks, sample wire pull &amp; ball shear</td>
<td>Die inspection for cracks, sample wire pull &amp; ball shear</td>
<td></td>
</tr>
<tr>
<td>Post-mold inspection</td>
<td>Visual for die cracks</td>
<td>Visual die cracks</td>
<td>Visual die cracks</td>
<td>Site 100X</td>
</tr>
<tr>
<td>Post-trim inspection</td>
<td>Xray/CSAM, 5% single 10% total</td>
<td>Visual &amp; XRay for wire break/sweep</td>
<td>Visual and XRay for for 5% mass single 90% coverage</td>
<td></td>
</tr>
<tr>
<td>Completed products inspection</td>
<td>C-SAM/Decap &amp; die inspection</td>
<td>External visual for final separation</td>
<td>External visual</td>
<td></td>
</tr>
<tr>
<td>Defect inspection</td>
<td>100X Reflow IR reflow</td>
<td>100X Reflow</td>
<td>100X Reflow</td>
<td></td>
</tr>
<tr>
<td>Completed products</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 3: GaAs Products Customer Quality Incident Trend