Au-free, High-Breakdown AlGaN/GaN MISHEMTs with Low Leakage, High Yield and Robust TDDB Characteristics

Silvia Lenci¹, Xuanwu Kang¹, Dirk Wellekens¹, Marleen Van Hove¹, Sanae Boulay², Steve Stoffels¹, Karen Geens¹, Mohammed Zahid¹ and Stefaan Decoutere¹

¹IMEC, Kapeldreef 75, 3001 Leuven, Belgium
²IMEC-NL, High Tech Campus 31, 5605 KN Eindhoven, The Netherlands
Tel: +32 16 28 7622, Fax: +32 16 28 1844, E-mail: Silvia.Lenci@imec.be

Keywords: AlGaN, GaN, Au-free, MISHEMT, breakdown voltage

Abstract
Extensive characterization was performed on Au-free depletion-mode Metal-Insulator-Semiconductor High Electron Mobility Transistors (MISHEMTs) processed on AlGaN/GaN epitaxial layers on 150 mm Si wafers. MISHEMTs with different gate widths (Wg) up to 100 mm show high yield, hard breakdown voltage beyond 600V and low leakage current at 600V. Good dispersion, low capacitances and excellent time-dependent-dielectric-breakdown (TDDB) data are also presented.

INTRODUCTION AND MOTIVATION

GaN-based Metal-Insulator-Semiconductor High Electron Mobility Transistors (MISHEMTs) combine high power handling capability with low off-state leakage currents [1-3]. This makes them promising candidates for new generation, high frequency switches for high power converters. A first step towards industrial readiness is to demonstrate good device performance over a large number of samples and across several key parameters and to prove the gate dielectric robustness under high electric field [4,5]. We report on the characterization of 600V Au-free depletion mode AlGaN/GaN MISHEMT power devices with effective gate width up to 100 mm, demonstrating high device yield over 3 wafers. The off-state and maximum current, specific on-resistance, capacitances, dispersion and gate dielectric lifetime are also reported.

DEVICE PROCESSING

The power transistors were fabricated on epitaxial (Al)GaN layers on 150 mm silicon wafers, as shown in figure 1. The gate metal was deposited on a stack formed by 5 nm Al2O3, grown by Atomic Layer Deposition (ALD) on top of 5 nm in-situ Metal-Organic Vapor Deposited (MOCVD) Si3N4 [6]. The Al2O3/ Si3N4 film was etched at the drain and source locations, where Ti/Al/W was deposited and alloyed at 600°C to create ohmic contacts. A stack of Ti/Al (20/250 nm) was used for the local interconnections and 10 µm-thick Cu for the power lines. Plasma Enhanced Chemical Vapor Deposited (PECVD) SiN layers were used to realize pre-metal and inter-metal dielectrics and for the final passivation.

Fig 1. Schematic cross-section of the fabricated MISHEMT.

CHARACTERIZATION AND RESULTS

The yield of multifinger power devices with a total gate width (Wg) ranging from 10 to 100 mm and gate length Lg=1.5µm was assessed. Results are reported in figure 2, which shows high yield over 3 wafers.

Fig 2. Yield graph, showing the percentage of functioning power transistors with different gate width and on three wafers. On each wafer 345 transistors were measured. Metal shorts, pinch-off behavior and the gate leakage current were tested on each device.

Fig 3. Statistical plots (median, 25% and 75% percentile, max value, min value) of Rsh (a) and IDMAX of 100 µm-wide transistors (b).
The uniformity of the process was tested on 3 wafers by measuring the sheet resistance ($R_{\text{sh}}$) of the 2-dimensional electron gas (2DEG) and the maximum drain current $I_{\text{DMAX}}$. Figure 3 shows uniform $R_{\text{sh}}$ (tested on Van-der-Pauw structures) and $I_{\text{DMAX}}$ (measured on 100µm-wide transistors at $V_{\text{DS}}=10\text{V}$ and $V_{\text{GS}}=2\text{V}$).

The drain off-state leakage current was measured at room temperature on 6 power devices (3 with $W_{\text{G}}=20\text{mm}$ and 3 with $W_{\text{G}}=100\text{mm}$) by setting $V_{\text{DS}}$ at -7V and ramping up $V_{\text{DS}}$ until hard breakdown occurred. As illustrated in figure 4, both 20mm- and 100mm-wide devices have hard breakdown voltage $V_{\text{BD}}>600\text{V}$. Moreover, low leakage current at 600V (i.e. below 100 µA) is observed.

![Image](https://example.com/image.png)

**Fig 4.** Drain high-voltage leakage current of 20mm- and 100mm-wide transistors with $L_{\text{GD}}=9.5 \text{ µm}$ (grey and black lines, respectively).

The maximum drain current $I_{\text{DMAX}}$ and specific on-resistance $R_{\text{on,sp}}$ were extracted from the output $I_{\text{D}}$-$V_{\text{DS}}$ characteristics. Figure 5 reports the curves of a 20 mm-wide device, which showed $R_{\text{on,sp}}=2.9\text{mΩ} \cdot \text{cm}^2$ and $I_{\text{DMAX}}=8\text{A}$.

![Image](https://example.com/image.png)

**Fig 5.** Output curves of a 20 mm-wide transistors with $L_{\text{GD}}=9.5 \text{ µm}$.

![Image](https://example.com/image.png)

**Fig 6.** Typical capacitance-voltage curves of three 20mm-wide transistors with $L_{\text{GD}}=9.5 \text{ µm}$. $C_{\text{iss}}=C_{\text{GS}}+C_{\text{GD}}, C_{\text{oss}}=C_{\text{DS}}+C_{\text{GD}}, C_{\text{rss}}=C_{\text{GD}}, C_{\text{DS}}$ and $C_{\text{GD}}$ are, respectively, the gate-source, drain source and gate-drain capacitance.

The input, output and reverse transfer capacitances ($C_{\text{iss}}, C_{\text{oss}}$ and $C_{\text{rss}}$, respectively) of a power transistors with $W_{\text{G}}=20 \text{ mm}$ and $L_{\text{GD}}=9.5 \text{ µm}$ were measured at 1 MHz for $V_{\text{DS}}$ values up to 40V. Results are shown in figure 6, where $C_{\text{iss}}=38\text{pF}, C_{\text{oss}}=5.5\text{pF}$ and $C_{\text{rss}}=2.8\text{pF}$ at 40V. As compared with Vertical Double-Diffused Metal-Oxide-Semiconductor (VDMOS) transistors, these values are significantly lower, as expected from GaN HEMTs. Pulsed I-V measurements were performed on devices with $W_{\text{G}}=200 \text{ µm}$ and $L_{\text{GD}}=9.5 \text{ µm}$. Figure 7(a) shows low dispersion, measured at $V_{\text{DS}}=50\text{V}$. Time-dependent-dielectric-breakdown TDDB characterization was performed on 200 µm-wide devices with $L_{\text{GD}}=2 \text{ µm}$ (i.e. designed to support an operating voltage up to 60V). This methodology, using a power law extrapolation as shown in figure 7(b), gives a gate dielectric lifetime of 20 years at a gate-to-drain voltage ($V_{\text{GDP}}$) of 230 V. We caution against the actual lifetime number, due to the immaturity of reliability prediction in GaN, however emphasize the excellent nature of the gate dielectric.

![Image](https://example.com/image.png)

**Fig 7.** (a) Pulsed measurements with 400ns pulsewidth. Quiescent bias ($V_{\text{DS}}, V_{\text{DS}}$)=(0V,0V) (closed symbol) and ($V_{\text{GD}}, V_{\text{GD}}$)=(5V,50V) (open symbol); (b) TDDB at room temperature: a time-to-breakdown $t_{\text{BD}}$ of 20 years is extrapolated (1% failure) at $V_{\text{GDP}}=230\text{V}$. Devices with $L_{\text{GD}}=2 \text{ µm}$ were selected as they allow for testing under much lower voltage levels than the buffer breakdown voltage.

**CONCLUSIONS**

We report on extensive characterization of Au-free depletion-mode AlGaN/GaN-on-Si MISHEMTs, as a first assessment of technology readiness level. High yield over 3 wafers, low leakage current and high breakdown beyond 600V were demonstrated. Several key parameters were also investigated. Moreover, excellent TDDB results were obtained.

**REFERENCES**


**ACRONYMS**

MISHEMT: Metal-Insulator-Semiconductor High Electron Mobility Transistor
2DEG: 2-dimensional electron gas
ALD: Atomic Layer Deposition
MOCVD: Metal-Organic Vapor Deposition
PECVD: Plasma Enhanced Chemical Vapor Deposition
TDDB: Time-dependent-dielectric-breakdown